3.3-V line drivers for digital subscriber line applications

Joongho Choi, Jinup Lim, Sungwon Noh, Jaeyoung Shin, Kwangoh Kim

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

In this paper, we designed 3.3-V line drivers for DSL (digital subscriber line) applications. The line driver consists of pre-amplifier, error amplifiers, output transistors, and quiescent current (I/sub Q/) control circuits. A new method is proposed for the quiescent current control circuit in order to obtain high linearity performance. One driver is designed for ISDN U-interface and the other for HDSL applications. Both drivers are fabricated in a 0.35-μm n-well CMOS technology and THD (total harmonic distortion) better than -64 dB is achieved.

Original languageEnglish
Title of host publicationISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages711-714
Number of pages4
DOIs
StatePublished - 2001
Event2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia
Duration: 6 May 20019 May 2001

Publication series

NameISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Volume1

Conference

Conference2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
Country/TerritoryAustralia
CitySydney, NSW
Period6/05/019/05/01

Fingerprint

Dive into the research topics of '3.3-V line drivers for digital subscriber line applications'. Together they form a unique fingerprint.

Cite this