A Compact Low-Power VLSI Transceiver for Wireless Communication

Sa H. Bang, Joongho Choi, Bing J. Sheu, Robert C. Chang

Research output: Contribution to journalArticlepeer-review

4 Scopus citations


A 3 V CMOS VLSI for dual-mode wireless communication systems has been designed and fabricated using the MOSIS scaleable CMOS technology. By using mixed analog and digital circuit design techniques, a single chip solution to baseband processing of data and supervisory audio tone signals in the analog transmission mode is possible. Key analog circuits include an anti-alias filter, two fifth-order Low Pass filters, one sixth-order bandpass filter, an interpolator for sampling rate conversion, and two comparators. The digital modules perform data transmission and reception, error coding and decoding, as well as tone detection and regeneration. When implemented in the 2 μm CMOS technology from the MOSIS Service for low-cost low-power applications, the transceiver chip consumes less than 6 mW at receive-only mode. It is also quite suitable for battery-powered devices, such as portable terminals. Design technologies can be applied to future high-speed wireless transceiver design. The architecture and circuits described in this chip can be used in aggressively scaled technologies even with the supply voltage reduced toward 1 V if the threshold voltage is proportionally decreased.

Original languageEnglish
Pages (from-to)933-945
Number of pages13
JournalIEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Issue number11
StatePublished - Nov 1995


Dive into the research topics of 'A Compact Low-Power VLSI Transceiver for Wireless Communication'. Together they form a unique fingerprint.

Cite this