A quad 6Gb/s multi-rate CMOS transceiver with TX rise/fall-time control

Yongsam Moon, Gijung Ahn, Hoon Choi, Namhoon Kim, Daeyun Shim

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

17 Scopus citations

Abstract

A multi-rate transceiver incorporating TX slew control with >2x range, PLL with <0.5x loop-filter area using capacitance multiplication, and ΔΣ-SSCG having 11.7dB peak reduction is designed in 0.13μm CMOS. Occupying 2.33mm2 with TX operable up to 8.5Gb/s, the quad transceiver consumes 386mW from 1.2V supply and has a BER<10-14 at 6Gb/s over an 8m cable with 22dB loss.

Original languageEnglish
Title of host publication2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers
Pages84+79
StatePublished - 2006
Event2006 IEEE International Solid-State Circuits Conference, ISSCC - San Francisco, CA, United States
Duration: 6 Feb 20069 Feb 2006

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN (Print)0193-6530

Conference

Conference2006 IEEE International Solid-State Circuits Conference, ISSCC
Country/TerritoryUnited States
CitySan Francisco, CA
Period6/02/069/02/06

Fingerprint

Dive into the research topics of 'A quad 6Gb/s multi-rate CMOS transceiver with TX rise/fall-time control'. Together they form a unique fingerprint.

Cite this