Abstract
This paper presents a reference-free readout method for the phase-change memory (PCM) that compensates for the temperature drift of the cell resistance. The proposed method reconfigures the sense amplifier (SA) array into flash analog-to-digital converters (ADCs) in order to extract the optimum decision threshold for the given temperature from the distribution of the data output therefrom. The resolution of the reconfigured flash ADC, the number of flash ADCs for data averaging, and the required number of samples are determined for a target bit error rate of 1 ppm. The proposed SA drives a bit line (BL) rapidly with switchable current sources. A proof-of-concept prototype chip is fabricated via the 180-nm CMOS process. A single-channel readout path occupies 137 × 27 μm2 and consumes 305μW under a 3.3-V supply, with readout latency less than 100 ns.
Original language | English |
---|---|
Article number | 8665924 |
Pages (from-to) | 1812-1823 |
Number of pages | 12 |
Journal | IEEE Journal of Solid-State Circuits |
Volume | 54 |
Issue number | 6 |
DOIs | |
State | Published - Jun 2019 |
Keywords
- 3-D cross-point structure
- ovonic threshold switch (OTS)
- phase-change memory (PCM)
- sense amplifier (SA)
- temperature drift
- temperature-dependency-compensating readout scheme