A spread-spectrum clock generator for 6-Gbps Serial ATA transceiver

Research output: Contribution to journalArticlepeer-review


A transmitter-side spread-spectrum clock generator (TXSSCG) with a second-order ΔΣ modulator is proposed for a 6-Gbps Serial ATA. Mixed-mode simulations show that a second-order ΔΣ modulator in TX-SSCG reduces the random jitter component of the receiver-side tracking skew through quantization noise shaping. Deterministic jitter is reduced with the loop bandwidth of RXPLL. A 0.13-μm CMOS prototype chip shows that the transceiver operates at 6Gbps over an 8-m SATA cable in TX-SSCG on and off. With TXSSCG on, the spectrum is down-spread with 11.7-dB peak reduction and 5000-ppm spread amount.

Original languageEnglish
Pages (from-to)931-935
Number of pages5
JournalIEICE Electronics Express
Issue number13
StatePublished - 10 Jul 2010


  • Jitter
  • Serial ATA
  • Serial link
  • Spread-spectrum
  • ΔΣ modulator


Dive into the research topics of 'A spread-spectrum clock generator for 6-Gbps Serial ATA transceiver'. Together they form a unique fingerprint.

Cite this