All-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance

Yongsam Moon, Jongsang Choi, Kyeongho Lee, Deog Kyoon Jeong, Min Kyu Kim

Research output: Contribution to journalArticlepeer-review

160 Scopus citations

Abstract

This paper describes an all-analog multiphase delay-locked loop (DLL) architecture that achieves both wide-range operation and low-jitter performance. A replica delay line is attached to a conventional DLL to fully utilize the frequency range of the voltage-controlled delay line. The proposed DLL keeps the same benefits of conventional DLL's such as good jitter performance and multiphase clock generation. The DLL incorporates dynamic phase detectors and triply controlled delay cells with cell-level duty-cycle correction capability to generate equally spaced eight-phase clocks. The chip has been fabricated using a 0.35-μm CMOS process. The peak-to-peak jitter is less than 30 ps over the operating frequency range of 62.5-250 MHz. At 250 MHz, its jitter supply sensitivity is 0.11 ps/mV. It occupies smaller area (0.2 mm2) and dissipates less power (42 mW) than other wide-range DLL's [2]-[7].

Original languageEnglish
Pages (from-to)377-384
Number of pages8
JournalIEEE Journal of Solid-State Circuits
Volume35
Issue number3
DOIs
StatePublished - 2000

Fingerprint

Dive into the research topics of 'All-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance'. Together they form a unique fingerprint.

Cite this