Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor

Min Jae Kang, Ilho Myeong, Myounggon Kang, Hyungcheol Shin

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

15 Scopus citations

Abstract

In this paper, self-heating effect in newly introduced stacked nanosheet gate-all-around transistor is investigated and discussed, and several architecture parameters such as metal gate thickness, number of channels, thermal conductivity of ILD and channel thickness affecting thermal reliability of nanosheet FET are studied through simulations. It is illustrated that nanosheet FET shows great lattice temperature variations and thermal resistance fluctuations from changes in such architecture parameters, and these can be mitigated by increasing thermal conductivity of ILD, and metal gate thickness.

Original languageEnglish
Title of host publication2018 IEEE Electron Devices Technology and Manufacturing Conference, EDTM 2018 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages343-345
Number of pages3
ISBN (Print)9781538637111
DOIs
StatePublished - 26 Jul 2018
Event2nd IEEE Electron Devices Technology and Manufacturing Conference, EDTM 2018 - Kobe, Japan
Duration: 13 Mar 201816 Mar 2018

Publication series

Name2018 IEEE Electron Devices Technology and Manufacturing Conference, EDTM 2018 - Proceedings

Conference

Conference2nd IEEE Electron Devices Technology and Manufacturing Conference, EDTM 2018
Country/TerritoryJapan
CityKobe
Period13/03/1816/03/18

Keywords

  • Self-Heating Effect
  • Stacked Nanosheet Gate-All-Around Transistor
  • Thermal Reliability

Fingerprint

Dive into the research topics of 'Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor'. Together they form a unique fingerprint.

Cite this