DC-DC buck converter for supercapacitor

Beomsu Yun, Taekyoung Jung, Jinhyun Kim, Joongho Choi

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

In this paper, a DCM DC-DC buck converter for charging supercapacitor is proposed. The buck converter consists of compensator for gain and frequency compensation, pulsewidth modulation(PWM) control logic for switch control, clock generator, and soft start-up to reduce the inrush current of an inductor during the initial operation of the converter. The DCM DC-DC buck converter is designed with 0.18um BCDMOS process. Output voltage is set to be 1.8V for the input voltage of 2.8∼ 5V. For the switching frequency of 1MHz, measured maximum efficiency is 92.6% for 1mF load capacitor and 100mA load current.

Original languageEnglish
Title of host publicationICEIC 2019 - International Conference on Electronics, Information, and Communication
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9788995004449
DOIs
StatePublished - 3 May 2019
Event18th International Conference on Electronics, Information, and Communication, ICEIC 2019 - Auckland, New Zealand
Duration: 22 Jan 201925 Jan 2019

Publication series

NameICEIC 2019 - International Conference on Electronics, Information, and Communication

Conference

Conference18th International Conference on Electronics, Information, and Communication, ICEIC 2019
Country/TerritoryNew Zealand
CityAuckland
Period22/01/1925/01/19

Keywords

  • Buck converter
  • Burst-mode
  • PWM control
  • Soft-start up
  • Supercapacitor charging

Fingerprint

Dive into the research topics of 'DC-DC buck converter for supercapacitor'. Together they form a unique fingerprint.

Cite this