Fabrication and characterization of sidewall defined silicon-on-insulator single-electron transistor

Young Chai Jung, Keun Hwi Cho, Byoung Hak Hong, Seung Hun Son, Duk Soo Kim, Dongmok Whang, Sung Woo Hwang, N. Seop Yu, David Ahn

Research output: Contribution to journalArticlepeer-review

5 Scopus citations


We reported the fabrication and characterization of a new type of silicon-on-insulator (SOI) single-electron transistor utilizing usual CMOS sidewall gate structures. We used oxide side-wall spacer layers as well as two poly-Si finger gates on an SOI wire mesa as implantation masks, to form tunnel barriers and thus a quantum dot (QD) that is smaller than the spacing between polygates. Characterization results exhibited clear Coulomb oscillations persisting up to 30 K. The Coulomb energy and the size of the QD extracted from three devices were consistent with the spacing between two poly-Si gates of each device. Furthermore, the junction capacitance of each device was almost constant and only the gate capacitance varied. These analyses suggested that the size of the QD was fully controlled by the process.

Original languageEnglish
Article number4539995
Pages (from-to)544-550
Number of pages7
JournalIEEE Transactions on Nanotechnology
Issue number5
StatePublished - Sep 2008


  • Coulomb oscillation
  • Oxide sidewall spacer
  • Poly silicon gate
  • Silicon-on-insulator (SOI)
  • Single-electron transistor (SET)


Dive into the research topics of 'Fabrication and characterization of sidewall defined silicon-on-insulator single-electron transistor'. Together they form a unique fingerprint.

Cite this