Gated twin-bit silicon-oxide-nitride-oxide-silicon NAND flash memory for high-density nonvolatile memory

Yoon Kim; Won Bo Shim; Byung Gook Park

doi:10.7567/JJAP.54.064201

Gated twin-bit silicon-oxide-nitride-oxide-silicon NAND flash memory for high-density nonvolatile memory

Yoon Kim, Won Bo Shim, Byung Gook Park

School of Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

2 Scopus citations

Abstract

In this paper, we report the fabrication and analysis of the gated twin-bit NAND flash memory with a nitride charge-trapping layer. This device is based on the recessed channel structure, and it has an additional cut-off gate that enables 2-bit operation. Therefore, the density of the array can be doubled without any difficulty in patterning. The fabrication method for gated twin-bit (GTB) silicon-oxide-nitride-oxide-silicon (SONOS) memories and their electrical characteristics are described in this paper. Program/erase characteristics are observed and the 2-bit operation is verified by the forward-reverse reading scheme.

Original language	English
Article number	064201
Journal	Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers
Volume	54
Issue number	6
DOIs	https://doi.org/10.7567/JJAP.54.064201
State	Published - 1 Jun 2015

Access to Document

10.7567/JJAP.54.064201

Cite this

@article{3dd51b9924804fa48cd317d45801a05c,

title = "Gated twin-bit silicon-oxide-nitride-oxide-silicon NAND flash memory for high-density nonvolatile memory",

abstract = "In this paper, we report the fabrication and analysis of the gated twin-bit NAND flash memory with a nitride charge-trapping layer. This device is based on the recessed channel structure, and it has an additional cut-off gate that enables 2-bit operation. Therefore, the density of the array can be doubled without any difficulty in patterning. The fabrication method for gated twin-bit (GTB) silicon-oxide-nitride-oxide-silicon (SONOS) memories and their electrical characteristics are described in this paper. Program/erase characteristics are observed and the 2-bit operation is verified by the forward-reverse reading scheme.",

author = "Yoon Kim and Shim, \{Won Bo\} and Park, \{Byung Gook\}",

note = "Publisher Copyright: {\textcopyright} 2015 The Japan Society of Applied Physics.",

year = "2015",

month = jun,

day = "1",

doi = "10.7567/JJAP.54.064201",

language = "English",

volume = "54",

journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers",

issn = "0021-4922",

publisher = "Japan Society of Applied Physics",

number = "6",

}

TY - JOUR

T1 - Gated twin-bit silicon-oxide-nitride-oxide-silicon NAND flash memory for high-density nonvolatile memory

AU - Kim, Yoon

AU - Shim, Won Bo

AU - Park, Byung Gook

PY - 2015/6/1

Y1 - 2015/6/1

N2 - In this paper, we report the fabrication and analysis of the gated twin-bit NAND flash memory with a nitride charge-trapping layer. This device is based on the recessed channel structure, and it has an additional cut-off gate that enables 2-bit operation. Therefore, the density of the array can be doubled without any difficulty in patterning. The fabrication method for gated twin-bit (GTB) silicon-oxide-nitride-oxide-silicon (SONOS) memories and their electrical characteristics are described in this paper. Program/erase characteristics are observed and the 2-bit operation is verified by the forward-reverse reading scheme.

AB - In this paper, we report the fabrication and analysis of the gated twin-bit NAND flash memory with a nitride charge-trapping layer. This device is based on the recessed channel structure, and it has an additional cut-off gate that enables 2-bit operation. Therefore, the density of the array can be doubled without any difficulty in patterning. The fabrication method for gated twin-bit (GTB) silicon-oxide-nitride-oxide-silicon (SONOS) memories and their electrical characteristics are described in this paper. Program/erase characteristics are observed and the 2-bit operation is verified by the forward-reverse reading scheme.

UR - https://www.scopus.com/pages/publications/84930430005

U2 - 10.7567/JJAP.54.064201

DO - 10.7567/JJAP.54.064201

M3 - Article

AN - SCOPUS:84930430005

SN - 0021-4922

VL - 54

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers

IS - 6

M1 - 064201

ER -

Gated twin-bit silicon-oxide-nitride-oxide-silicon NAND flash memory for high-density nonvolatile memory

Abstract

Access to Document

Other files and links

Fingerprint

Cite this