Single-electron transistors with sidewall depletion gates on a silicon-on-insulator nano-wire

Kyung Rok Kim, Dae Hwan Kim, Suk Kang Sung, Jong Duk Lee, Byung Gook Park, Bum Ho Choi, Sung Woo Hwang, Doyeol Ahn

Research output: Contribution to journalArticlepeer-review

5 Scopus citations

Abstract

Novel single-electron transistors with sidewall depletion gates on a silicon-on-insulator nano-wire have been fabricated by the conventional very large-scale integration technologies. The fabricated SETs show the controllable characteristics, which can be estimated from the device geometry. The electrically induced quantum dot is well defined in the intended spot and the fabricated SETs show reliable single-dot characteristics eliminating unintentionally formed potential barriers in a silicon-oninsulator nano-wire. Also, it shows multiple Coulomb oscillation peaks with a constant period, overcoming the drawbacks of the previously reported SETs based on electrically induced quantum dot. The Coulomb oscillation phase control and voltage gain larger than unity are the promising properties of our devices for practical circuit application.

Original languageEnglish
Pages (from-to)2574-2577
Number of pages4
JournalJapanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers
Volume41
Issue number4 B
DOIs
StatePublished - Apr 2002

Keywords

  • Coulomb oscillation
  • Phase control
  • Quantum dot
  • Sidewall depletion gates
  • Silicon-on-insulator
  • Single-electron transistors
  • Voltage gain

Fingerprint

Dive into the research topics of 'Single-electron transistors with sidewall depletion gates on a silicon-on-insulator nano-wire'. Together they form a unique fingerprint.

Cite this