Abstract
Conventional error correcting codes (ECC) for caches are applied to all cache lines and stored in dedicated SRAM storage, which incurs both space and energy overheads. In contrast, we propose a Smart ECC Allocation (SEA) cache that utilizes cache data space for low-cost error protection of last-level caches. SEA cache avoids the requirement for dedicated storage for ECC check bits, which are stored in cache lines as data. To effectively utilize cache space, we group several cache sets and manage them according to program behavior. SEA cache eliminates the considerable space overheads of conventional ECC schemes without noticeable reliability and performance degradation.
Original language | English |
---|---|
Article number | 7524731 |
Pages (from-to) | 368-374 |
Number of pages | 7 |
Journal | IEEE Transactions on Computers |
Volume | 66 |
Issue number | 2 |
DOIs | |
State | Published - 1 Feb 2017 |
Keywords
- Reliability
- cache memory
- error-protection
- transient error